Home Forums Usage Verilog-A files used in Qucs not working

Viewing 3 posts - 1 through 3 (of 3 total)
  • Author
    Posts
  • #852
    tomhajjar
    Participant

      I’m experimenting using Verilog-A models in QucsStudio. I’m having trouble getting Verilog-A models used in Qucs to work in QucsStudio. I realize the attached file is not a “free” model but it was used in a number of examples in Qucs

      #853
      tomhajjar
      Participant

        File blocked. Trying again

        #856
        QucsStudio
        Keymaster

          Yes indeed, this is a bug. Thanks for reporting it!

          It will be fixed in the next release.

        Viewing 3 posts - 1 through 3 (of 3 total)
        • You must be logged in to reply to this topic.